MisuJob - AI Job Search Platform MisuJob

Senior Power Integrity Engineer - LPU Packaging

NVIDIA

US, CA, Santa Clara permanent

Posted: March 12, 2026

Interested in this position?

Create a free account to apply with AI-powered matching

Quick Summary

Senior Power Integrity Engineer is responsible for ensuring the reliability and integrity of high-performance computing systems, including GPU power integrity, through the design, development, and verification of power integrity testing and validation techniques and methodologies. The ideal candidate will have expertise in the design and implementation of power integrity testing and validation systems, as well as experience with power integrity testing and validation methodologies and tools. This is a highly technical role that requires a strong understanding of power integrity and a passion for innovative technologies and methodologies.

Job Description

NVIDIA is now looking for a Senior Power Integrity Engineer to join our LPU Packaging team!

NVIDIA has been transforming computer graphics, PC gaming, and accelerated computing for more than 25 years. It’s a unique legacy of innovation that’s fueled by great technology—and amazing people! Today, we’re tapping into the unlimited potential of AI to define the next era of computing. An era in which our GPU acts as the brains of computers, robots, and self-driving cars that can understand the world. Doing what’s never been done before takes vision, innovation, and the world’s best talent.

What you’ll be doing:

• Define best‑in‑class power delivery design and optimization practices from die/package through board, tray, and rack levels for the full product development cycle

• Own the PI specification and methodology for assigned products, defining PDN targets including impedance, droop, noise, and transient response for GPU, HBM, and high‑speed SerDes

• Architect package‑level PDNs by collaborating with design teams on bump/ball maps, via structures, and decoupling strategies for FCBGA and 25D/3D integrations

• Drive system‑level PI design, including board‑level PDN planning, decap placement, and VRM interfaces while co-optimizing with SI, thermal, and mechanical teams

• Perform PI extraction and simulation for advanced packages and develop integrated chip–package–board co‑simulation flows using industry-standard tools

• Generate and deploy reusable PI models, such as SPICE, S-parameter, and IBIS-AMI, for use by internal and external partners

• Define and execute comprehensive lab validation plans to correlate measured impedance, noise, and droop against simulation data and specifications

• Debug complex system‑level issues including rail noise, jitter‑induced errors, resets, and margin loss during hardware testing and validation

What we need to see:

• MS or PhD in Electrical Engineering or a related field, or equivalent experience

• 12+ years of relevant work experience in Power Integrity

• A strong background in power integrity for high-current, low-voltage rails within large GPUs, ASICs, or CPUs

• Proven ownership of the chip-package-board PDN design and sign-off process

• Hands-on experience with FCBGA, 25D/3D integration, HBM, or similar high-power, high-pin-count packages

• Direct experience in the co-design of bump/ball maps, power/ground planes, and decoupling capacitor networks

• Proficiency with frequency-domain PDN impedance analysis and time-domain transient/droop simulation tools (eg, PowerSI, PowerDC, Sigrity, RedHawk, Totem, HFSS, SIwave, ADS, or SPICE)

• A deep understanding of board-level PDN design, including stack-up definition, plane partitioning, and VRM placement on high-layer-count accelerator boards

• Experience in executing lab measurements using VNAs, oscilloscopes, and PDN analyzers to correlate measured noise and droop to original specifications

Ways to stand out from the crowd:

• Demonstrated leadership of end-to-end PI for a major GPU, CPU, or ASIC program from initial concept through mass production

• Experience with data center or cloud hardware, specifically regarding rack-level power distribution and how PI choices impact performance headroom

• Background in co-designing SI and PI for high-speed interfaces like PCIe, NVLink, CXL, or Ethernet SerDes to mitigate jitter and noise coupling

• Strong communication skills with the ability to clearly explain complex PDN trade-offs and risks to both technical teams and program stakeholders

With highly competitive salaries and a comprehensive benefits package, NVIDIA is widely considered to be one of the technology industry's most desirable employers. We have some of the most forward-thinking and hardworking people in the world working with us and our product lines are growing fast in some of the hottest state of the art fields such as Artificial Intelligence, Deep Learning, Autonomous Vehicles, and Robotics. We have a real passion for perfection and for building products that excite the imagination. If you share these values and have the experience and skills to participate, we would love to have you join our team.

Your base salary will be determined based on your location, experience, and the pay of employees in similar positions. The base salary range is 196,000 USD - 310,500 USD for Level 5, and 232,000 USD - 368,000 USD for Level 6.

You will also be eligible for equity and benefits.

Applications for this job will be accepted at least until March 15, 2026.

This posting is for an existing vacancy. 

NVIDIA uses AI tools in its recruiting processes.

NVIDIA is committed to fostering a diverse work environment and proud to be an equal opportunity employer. As we highly value diversity in our current and future employees, we do not discriminate (including in our hiring and promotion practices) on the basis of race, religion, color, national origin, gender, gender expression, sexual orientation, age, marital status, veteran status, disability status or any other characteristic protected by law.

Why Apply Through MisuJob?

AI-Powered Job Matching: MisuJob uses advanced artificial intelligence to analyze your skills, experience, and career goals. Our matching algorithm compares your profile against thousands of job requirements to find positions where you have the highest chance of success. This saves you hours of manual job searching and ensures you only see relevant opportunities.

One-Click Applications: Once you create your profile, applying to jobs is effortless. Your resume and cover letter are automatically tailored to highlight the most relevant experience for each position. You can apply to multiple jobs in minutes, not hours.

Career Intelligence: Beyond job matching, MisuJob provides valuable career insights. See how your skills compare to market demands, identify skill gaps to address, and understand salary benchmarks for your experience level. Make data-driven decisions about your career path.

Frequently Asked Questions

How do I apply for this position?

Click the "Register to Apply" button above to create a free MisuJob account. Once registered, you can apply with one click and track your application status in your dashboard.

Is MisuJob free for job seekers?

Yes, MisuJob is completely free for job seekers. Create your profile, get matched with jobs, and apply without any cost. We help you find your dream job without any hidden fees.

How does AI matching work?

Our AI analyzes your resume, skills, and experience to understand your professional profile. It then compares this against job requirements using natural language processing to calculate a match percentage. Higher matches mean better fit for the role.

Can I apply to jobs in other countries?

Absolutely. MisuJob features jobs from companies worldwide, including remote positions. Filter by location or look for remote opportunities to find jobs that match your preferences.

Ready to Apply?

Join thousands of job seekers using MisuJob's AI to find and apply to their dream jobs automatically.

Register to Apply