Senior Analog Layout Engineer
NXP Semiconductors
Posted: March 22, 2026
Interested in this position?
Create a free account to apply with AI-powered matching
Quick Summary
Perform full-circuit custom layout for analog blocks, including analog front ends, ADCs and DACs, PLLs and clocking circuits, voltage regulators and references, and analog filters and bias circuits.
Required Skills
Job Description
Key Responsibilities
Custom Analog Layout Execution
• Perform full‑custom analog layout for critical circuit blocks, including:• Analog Front Ends (AFEs)
• ADCs and DACs
• PLLs and clocking circuits
• Voltage regulators and references
• Analog filters and bias circuits
• Translate schematics into high‑quality, silicon‑proven layouts in advanced nodes.
• Apply best‑in‑class techniques for:• Matching and symmetry
• Parasitic control
• Noise isolation and substrate coupling mitigation
• EM/IR and reliability robustness
Verification & Sign‑off
• Run and debug DRC, LVS, ERC, and reliability checks.
• Work with designers to close LVS and performance issues.
• Support PEX extraction and simulation correlation.
• Ensure layouts meet foundry design rules and sign‑off requirements.
Collaboration & Production Support
• Partner closely with analog circuit designers, CAD, and methodology teams.
• Participate in layout and design reviews.
• Support silicon bring‑up, debug, and yield improvement as needed.
• Contribute to layout guidelines, documentation, and best practices.
Required Qualifications
Education
• BSEE or equivalent in Electrical / Electronics Engineering (preferred).
Experience
• 6–10 years of hands‑on experience in custom analog / mixed‑signal layout.
• Proven experience working in 28nm, 22nm, and/or 16nm CMOS process technologies.
• Demonstrated experience laying out complex analog IP blocks (AFE, ADC, DAC, PLL, regulators).
Tools & Methodologies
• Strong proficiency with:• Cadence Virtuoso Layout Suite
• Calibre (DRC, LVS, PEX)
• Solid understanding of:• Foundry design rules
• Device matching and layout‑dependent effects
• Parasitics, coupling, and noise mitigation
• Reliability (EM, IR, ESD awareness)
• Familiarity with advanced-node layout challenges is required.
Preferred Qualifications
• Experience in automotive or high‑reliability semiconductor products.
• Familiarity with low‑noise, high‑speed analog layouts.
• Ability to mentor junior layout engineers.
• Exposure to ISO / automotive quality flows is a plus.
More information about NXP in Malaysia...
#LI-633a