PD - Sr Staff - Physical Verification Lead | Signoff & DRC
Eliyan
Posted: May 11, 2026
Interested in this position?
Create a free account to apply with AI-powered matching
Quick Summary
Drive first-pass tape out success on chiplet-based products across Intel, TSMC, Samsung, and GlobalFoundries technologies spanning 28nm through 2nm, leading DRC, LVS, and DFM sign-off at chip top level.
Required Skills
Job Description
ABOUT THE ROLE
As a Sr Staff / Principal Physical Verification Engineer, you will be the technical owner of all signoff physical verification activities across advanced process nodes. You will lead DRC, LVS, and DFM sign-off at chip top level, drive hierarchical verification strategies, and own bump planning and package-level DRC across Intel, TSMC, Samsung, and GlobalFoundries technologies spanning 28nm through 2nm. You will be a partner with physical design, package engineering, and foundry teams to ensure first-pass tape out success on chiplet-based products.