Design Verification Engineer Lead - Bulgaria
Confidential
Posted: November 13, 2025
Interested in this position?
Create a free account to apply with AI-powered matching
Required Skills
Job Description
Dear Consultant,
We are looking for an experienced Design Verification Engineer Lead with strong expertise in SystemVerilog / C++ and hands-on experience across the full silicon design lifecycle.
The role focuses on developing UVM testbenches from scratch, debugging complex SoC designs, and dri...
Source: freelancermap — View full description on freelancermap →