ASIC Verification Engineer (Mixed-Signal / UVM / SystemVerilog)
Firmenname für EXPERT-Mitglieder sichtbar
Posted: March 17, 2026
Interested in this position?
Create a free account to apply with AI-powered matching
Quick Summary
Design and implement reusable verification environments for mixed-signal ASICs using SystemVerilog and UVM.
Required Skills
Job Description
Design and implement reusable verification environments for mixed-signal ASICs using SystemVerilog and UVM.
Source: freelance.de — View full description on freelance.de →